Proceedings - International Symposium on High-Performance Computer Architecture/Proceedings 2024: all accepted papers
- Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators ↗Jingwei Cai, Zuotong Wu, Sen Peng et al.68 citations
- An LPDDR-based CXL-PNM Platform for TCO-efficient Inference of Transformer-based Large Language Models ↗Sangsoo Park, Kyung-Soo Kim, Jinin So et al.67 citations
- Pathfinding Future PIM Architectures by Demystifying a Commercial PIM Technology ↗Bongjoon Hyun, Taehun Kim, Dongjae Lee et al.62 citations
- ECO-CHIP: Estimation of Carbon Footprint of Chiplet-based Architectures for Sustainable VLSI ↗Chetan Choppali Sudarshan, Nikhil Matkar, Sarma B. K. Vrudhula et al.56 citations
- SPARK: Scalable and Precision-Aware Acceleration of Neural Networks via Efficient Encoding ↗Fangxin Liu, Ning Yang, Haoming Li et al.50 citations
- BitWave: Exploiting Column-Based Bit-Level Sparsity for Deep Learning Acceleration ↗Man Shi, Vikram Jain, Antony Joseph et al.46 citations
- Lightening-Transformer: A Dynamically-Operated Optically-Interconnected Photonic Transformer Accelerator ↗Hanqing Zhu, Jiaqi Gu, Hanrui Wang et al.46 citations
- MIMDRAM: An End-to-End Processing-Using-DRAM System for High-Throughput, Energy-Efficient and Programmer-Transparent Multiple-Instruction Multiple-Data Computing ↗Geraldo Francisco de Oliveira Junior, Ataberk Olgun, A. Giray Yağlıkçı et al.44 citations
- FIGNA: Integer Unit-Based Accelerator Design for FP-INT GEMM Preserving Numerical Accuracy ↗Jaeyong Jang, Yulhwa Kim, J.B. Lee et al.41 citations
- Functionally-Complete Boolean Logic in Real DRAM Chips: Experimental Characterization and Analysis ↗İsmail Emir Yüksel, Yahya Can Tuğrul, Ataberk Olgun et al.33 citations
- MEGA: A Memory-Efficient GNN Accelerator Exploiting Degree-Aware Mixed-Precision Quantization ↗Zeyu Zhu, Fanrong Li, Gang Li et al.28 citations
- PruneGNN: Algorithm-Architecture Pruning Framework for Graph Neural Network Acceleration ↗Deniz Gurevin, Mohsin Shan, Shaoyi Huang et al.28 citations
- START: Scalable Tracking for any Rowhammer Threshold ↗Anish Saxena, Moinuddin K. Qureshi28 citations
- BeaconGNN: Large-Scale GNN Acceleration with Out-of-Order Streaming In-Storage Computing ↗Yuyue Wang, Xiurui Pan, Yuda An et al.27 citations
- CoMeT: Count-Min-Sketch-based Row Tracking to Mitigate RowHammer at Low Cost ↗Fatma Nisa Bostanci, İsmail Emir Yüksel, Ataberk Olgun et al.27 citations
- CHROME: Concurrency-Aware Holistic Cache Management Framework with Online Reinforcement Learning ↗Xiaoyang Lu, Hamed Najafi, Jason Liu et al.26 citations
- Smart-Infinity: Fast Large Language Model Training using Near-Storage Processing on a Real System ↗Hongsun Jang, Jaeyong Song, Jaewon Jung et al.26 citations
- Morphling: A Throughput-Maximized TFHE-based Accelerator using Transform-domain Reuse ↗Prasetiyo, Adiwena Putra, Joo-Young Kim23 citations
- ASADI: Accelerating Sparse Attention Using Diagonal-based In-Situ Computing ↗Huize Li, Zhaoying Li, Zhenyu Bai et al.22 citations
- Enhancing Collective Communication in MCM Accelerators for Deep Learning Training ↗Sabuj Laskar, Pranati Majhi, Sungkeun Kim et al.22 citations
- Spatial Variation-Aware Read Disturbance Defenses: Experimental Analysis of Real DRAM Chips and Implications on Future Solutions ↗A. Giray Yağlıkçı, Yahya Can Tuğrul, Geraldo Francisco de Oliveira Junior et al.22 citations
- Bandwidth-Effective DRAM Cache for GPU s with Storage-Class Memory ↗Jeongmin Hong, Sungjun Cho, Geonwoo Park et al.21 citations
- Stellar: Energy-Efficient and Low-Latency SNN Algorithm and Hardware Co-Design with Spatiotemporal Computation ↗Ruixin Mao, Lin Tang, Xingyu Yuan et al.21 citations
- GRIT: Enhancing Multi-GPU Performance with Fine-Grained Dynamic Page Placement ↗Yueqi Wang, Bingyao Li, Aamer Jaleel et al.19 citations
- HotTiles: Accelerating SpMM with Heterogeneous Accelerator Architectures ↗Gerasimos Gerogiannis, Sriram Aananthakrishnan, Josep Torrellas et al.19 citations
- A Two Level Neural Approach Combining Off-Chip Prediction with Adaptive Prefetch Filtering ↗Alexandre Valentin Jamet, Georgios Vavouliotis, Daniel A. Jiménez et al.18 citations
- Gem5-MARVEL: Microarchitecture-Level Resilience Analysis of Heterogeneous SoC Architectures ↗Odysseas Chatzopoulos, George Papadimitriou, Vasileios Karakostas et al.18 citations
- LearnedFTL: A Learning-Based Page-Level FTL for Reducing Double Reads in Flash-Based SSDs ↗Shengzhe Wang, Zihang Lin, Suzhen Wu et al.18 citations
- SPADE: Sparse Pillar-based 3D Object Detection Accelerator for Autonomous Driving ↗Minjae Lee, Seongmin Park, Hyungmin Kim et al.18 citations
- Salus: Efficient Security Support for CXL-Expanded GPU Memory ↗Rahaf Abdullah, Hyokeun Lee, Huiyang Zhou et al.16 citations
- Differential-Matching Prefetcher for Indirect Memory Access ↗Gelin Fu, Tian Xia, Zhongpei Luo et al.15 citations
- PREFETCHX: Cross-Core Cache-Agnostic Prefetcher-based Side-Channel Attacks ↗Yun Chen, Ali Hajiabadi, Lingfeng Pei et al.15 citations
- SegScope: Probing Fine-grained Interrupts via Architectural Footprints ↗Xin Zhang, Zhi Zhang, Qingni Shen et al.15 citations
- E2EMap: End-to-End Reinforcement Learning for CGRA Compilation via Reverse Mapping ↗Dajiang Liu, Yuxin Xia, Jiaxing Shang et al.14 citations
- LibPreemptible: Enabling Fast, Adaptive, and Hardware-Assisted User-Space Scheduling ↗Yueying Li, Nikita Lazarev, David A. Koufaty et al.14 citations
- RiF: Improving Read Performance of Modern SSDs Using an On-Die Early-Retry Engine ↗Myoungjun Chun, Jaeyong Lee, Myungsuk Kim et al.14 citations
- Ursa: Lightweight Resource Management for Cloud-Native Microservices ↗Yanqi Zhang, Zhuangzhuang Zhou, Sameh Elnikety et al.14 citations
- Cepheus: Accelerating Datacenter Applications with High-Performance RoCE-Capable Multicast ↗Wenxue Li, Junyi Zhang, Yufei Liu et al.13 citations
- FlashGNN: An In-SSD Accelerator for GNN Training ↗Fuping Niu, Jianhui Yue, Jiangqiu Shen et al.13 citations
- GPU Scale-Model Simulation ↗Hossein SeyyedAghaei, Mahmood Naderan-Tahan, Lieven Eeckhout13 citations
- TALCO: Tiling Genome Sequence Alignment Using Convergence of Traceback Pointers ↗Sumit Walia, Cheng Ye, Arkid Bera et al.13 citations
- WASP: Exploiting GPU Pipeline Parallelism with Hardware-Accelerated Automatic Warp Specialization ↗Neal Clayton Crago, Sana Damani, Karthikeyan Sankaralingam et al.13 citations
- Midas Touch: Invalid-Data Assisted Reliability and Performance Boost for 3d High-Density Flash ↗Qiao Li, Hongyang Dang, Zheng Wan et al.12 citations
- Enabling Large Dynamic Neural Network Training with Learning-based Memory Management ↗Jie Ren, Dong Xu, Shuangyan Yang et al.11 citations
- LightPool: A NVMe-oF-based High-performance and Lightweight Storage Pool Architecture for Cloud-Native Distributed Database ↗Jiexiong Xu, Yiquan Chen, Yijing Wang et al.11 citations
- SACHI: A Stationarity-Aware, All-Digital, Near-Memory, Ising Architecture ↗Siddhartha Raman Sundara Raman, Lizy K. John, Jaydeep P. Kulkarni11 citations
- Supporting Secure Multi-GPU Computing with Dynamic and Batched Metadata Management ↗Seonjin Na, Jung-Woo Kim, Sunho Lee et al.11 citations
- Data Motion Acceleration: Chaining Cross-Domain Multi Accelerators ↗Shuting Wang, Hanyang Xu, Amin Mamandipoor et al.10 citations
- LUTein: Dense-Sparse Bit-Slice Architecture With Radix-4 LUT-Based Slice-Tensor Processing Units ↗Dongseok Im, Hoi‐Jun Yoo10 citations
- TinyTS: Memory-Efficient TinyML Model Compiler Framework on Microcontrollers ↗Yu-Yuan Liu, Hong-Sheng Zheng, Yu Fang Hu et al.10 citations
- Effective Context-Sensitive Memory Dependence Prediction ↗Sebastian S. Kim, Alberto Ros9 citations
- Uncovering and Exploiting AMD Speculative Memory Access Predictors for Fun and Profit ↗Chang Liu, Dongsheng Wang, Yongqiang Lyu et al.9 citations
- An Optimizing Framework on MLIR for Efficient FPGA-based Accelerator Generation ↗Weichuang Zhang, Jieru Zhao, Guan Shen et al.8 citations
- CAMEL: Co-Designing AI Models and eDRAMs for Efficient On-Device Learning ↗Sai Qian Zhang, Thierry Tambe, Nestor Cuevas et al.8 citations
- Data Enclave: A Data-Centric Trusted Execution Environment ↗Yuanchao Xu, James Pangia, Chencheng Ye et al.8 citations
- DockerSSD: Containerized In-Storage Processing and Hardware Acceleration for Computational SSDs ↗Donghyun Gouk, Miryeong Kwon, Hanyeoreum Bae et al.7 citations
- Enterprise-Class Cache Compression Design ↗Alper Buyuktosunoglu, David Trilla, Bülent Abali et al.7 citations
- MOPED: Efficient Motion Planning Engine with Flexible Dimension Support ↗Lingyi Huang, Yu Dian Gong, Yang Sui et al.7 citations
- StreamPIM: Streaming Matrix Computation in Racetrack Memory ↗Yuda An, Yunxiao Tang, Shushu Yi et al.7 citations
- Tessel: Boosting Distributed Execution of Large DNN Models via Flexible Schedule Search ↗Zhiqi Lin, Youshan Miao, Guanbin Xu et al.7 citations
- Usas: A Sustainable Continuous-Learning´ Framework for Edge Servers ↗Cyan Subhra Mishra, Jack Sampson, Mahmut Kandemir et al.7 citations
- Celeritas: Out-of-Core Based Unsupervised Graph Neural Network via Cross-Layer Computing ↗Yi Li, Tsun-Yu Yang, Ming-Chang Yang et al.6 citations
- GADGETSPINNER: A New Transient Execution Primitive Using the Loop Stream Detector ↗Yun Chen, Ali Hajiabadi, Trevor E. Carlson6 citations
- Modeling, Derivation, and Automated Analysis of Branch Predictor Security Vulnerabilities ↗Quancheng Wang, Ming Tang, Ke Xu et al.5 citations
- Agile-DRAM: Agile Trade-Offs in Memory Capacity, Latency, and Energy for Data Centers ↗J. S. Lee, Wonyeong Jung, Dongwhee Kim et al.4 citations
- Are Superpages Super-fast? Distilling Flash Blocks to Unify Flash Pages of a Superpage in an SSD ↗Shih-Hung Tseng, Tseng‐Yi Chen, Ming-Chang Yang4 citations
- FlipBit: Approximate Flash Memory for IoT Devices ↗Alexander Buck, Karthik Ganesan, Natalie Enright Jerger4 citations
- Guser: A GPGPU Power Stressmark Generator ↗Yalong Shan, Yongkui Yang, Xuehai Qian et al.4 citations
- MIRAGE: Quantum Circuit Decomposition and Routing Collaborative Design Using Mirror Gates ↗Evan McKinney, Michael Hatridge, Alex K. Jones4 citations
- Mitigating Write Disturbance in Non-Volatile Memory via Coupling Machine Learning with Out-of-Place Updates ↗Ronglong Wu, Zhirong Shen, Zhiwei Yang et al.4 citations
- RELIEF: Relieving Memory Pressure In SoCs Via Data Movement-Aware Accelerator Scheduling ↗Sudhanshu Gupta, Sandhya Dwarkadas4 citations
- SmartDIMM: In-Memory Acceleration of Upper Layer Protocols ↗Neel Patel, Amin Mamandipoor, Mohammad Nouri et al.4 citations
- A Quantum Computer Trusted Execution Environment ↗Theodoros Trochatos, Chuanqi Xu, Sanjay R. Deshpande et al.3 citations
- Computational CXL-Memory Solution for Accelerating Memory-Intensive Applications ↗Joonseop Sim, Soohong Ahn, Taeyoung Ahn et al.3 citations
- Exploitation of Security Vulnerability on Retirement ↗Ke Xu, Ming Tang, Quancheng Wang et al.3 citations
- MINOS: Distributed Consistency and Persistency Protocol Implementation & Offloading to SmartNICs ↗Antonis Psistakis, Fabien Chaix, Josep Torrellas3 citations
- Revet: A Language and Compiler for Dataflow Threads ↗Alexander Rucker, Shiv Sundram, Coleman Smith et al.3 citations
- SpecFL: An Efficient Speculative Federated Learning System for Tree-based Model Training ↗Yuhui Zhang, Lutan Zhao, Cheng Che et al.3 citations
- Unleashing the Potential of PIM: Accelerating Large Batched Inference of Transformer-Based Generative Models ↗Jaewan Choi, Jaehyun Park, Kwanhee Kyung et al.3 citations
- Prosper: Program Stack Persistence in Hybrid Memory Systems ↗Arun KP, Debadatta Mishra, Biswabandan Panda1 citation
- Rapper: A Parameter-Aware Repair-in-Memory Accelerator for Blockchain Storage Platform ↗Chenlin Ma, Yingping Wang, Fuwen Chen et al.1 citation
This page in Markdown → https://md.research.elamur.ai/free/en/venues/proceedings-international-symposium-on-high-performance-computer-architecture/2024/papers/